OptiTalent · Job Finder
Jobs
21 open roles read nightly from companies’ own hiring pages. Each one links to the original ad.
1–20 of 21 jobs
Counts are paused for a minute after many searches; results are still current.
Program Management - Principal / Sr. Principal Technical Program Manager – IP, ASIC & Chiplet Platforms
3 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffOperationsProgram Leadership: Own end-to-end execution of IP, ASIC, and platform programs, from architecture and IP definition through design, verification, validation, silicon bring-up, and production readiness.; Plan of Record & Critical Path Management: Build and maintain an…
Eliyan · San Francisco, California, United States
On-siteFull-timeMid levelEngineeringAs a Silicon Validation Engineer, you will be a technical owner to drive early silicon bring-up, post-silicon validation strategy, and hands-on execution for high-speed interconnects such as multi-Gbps SerDes and PHYs. You will work closely with design, architecture, and…
Eliyan · San Francisco, California, United States +2
On-siteFull-timeLead / staffEngineeringDevelop and execute RNM AMS model for best in class PHYs.; Make sure the quality of models reflects schemetics.; Write and debug SystemVerilog/UVM compliant test cases; Collaborate with design team to ensure design quality; Expertise to understand analog blocks.
Eliyan · San Francisco, California, United States +2
On-siteFull-timeSeniorEngineeringEliyan is the chiplet interconnect pioneer behind NuLink, the industry's most efficient chiplet-to-chiplet PHY technology. With Series C funding from leading hyperscalers and AI infrastructure providers, we are scaling our digital design organization to support multiple…
Eliyan · San Francisco, California, United States
On-siteFull-timeLead / staffEngineeringAs a Sr Staff / Principal Physical Verification Engineer, you will be the technical owner of all signoff physical verification activities across advanced process nodes. You will lead DRC, LVS, and DFM sign-off at chip top level, drive hierarchical verification strategies, and…
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
5 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffDesignAs a Sr Staff / Principal CAD & Design Methodology Engineer, you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You will define and deploy multi-vendor, multi-foundry design methodology platforms, lead…
DV - Principal Digital Verification Engineer
6 months agoEliyan · Vancouver, British Columbia, Canada
On-siteFull-timeLead / staffEngineeringProvide technical verification leadership to Eliyan products and provide guidance to junior engineers.; Develop and execute verification plans for connectivity IPs and Chiplets .; Create and maintain SystemVerilog/UVM-based verification environments .; Write and debug…
DV - Staff Verification Engineer - Serdes
7 months agoEliyan · San Francisco, California, United States +2
On-siteFull-timeLead / staffEngineeringDevelop and execute verification plans for Serdes, other PHYs, DSP blocks, TX/RX equalization and CDR.; Create and maintain SystemVerilog/UVM-based verification environments; Write and debug SystemVerilog/UVM compliant test cases for block and chip level; Maintain regression…
Eliyan · San Francisco, California, United States
On-siteFull-timeMid levelEngineeringPerform high-speed electrical and optical testing of photonic integrated circuits, including optical modulators, laser sources, photodiodes, drivers and TIA using >20 GHz instrumentation.; Design and build laboratory setups comprised of light sources, detectors, fiber coupling…
Digital - SerDes Digital Design Lead
8 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffDesignLead the micro-architecture definition and RTL implementation of high-speed SerDes digital blocks targeting 224G PAM4 and 448G signaling, including DSP-based equalization (FFE, DFE, CTLE digital controls), CDR loop logic, and adaptation engines; Design and optimize PHY-level…
DV - Director of Design Verification
8 months agoEliyan · San Francisco, California, United States
On-siteFull-timeDirectorDesignDefine and own the verification strategy and methodology across multiple PHY and controller product lines, including D2D, UCIe, and Ethernet interfaces; Build, mentor, and manage a world-class verification team; establish best practices for UVM-based environments,…
PD - Principal, Physical Design
9 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffDesignArchitecture and packaging driven floorplanning and integration so physical partitions match system and package constraints; Well defined boundaries with lego style pin alignment and consistent interface placement across chip and blocks; Feedthrough, repeater and bus planning…
PD - IP Lead – Sr Staff, Physical Design
9 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffDesignDefine and execute IP block and partition physical design strategy across projects, aligning schedules, resources, and milestones to company tapeout goals.; Lead mixed signal placement and routing, enforcing analog keepouts, shielding, and DRC aware methodologies while…
CAD - Staff AMS CAD Engineer
9 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffEngineeringPDK Download & Setup – Download, install, and configure Process Design Kits (PDKs) for analog/mixed-signal design environments.; IP Download & Setup – Manage the acquisition and integration of third-party and in-house IP blocks into the design environment.; Tools & License…
Digital - Staff Digital Design Engineer - PHY
10 months agoEliyan · San Francisco, California, United States +2
On-siteFull-timeLead / staffEngineeringArchitecture & RTL Design; Own D2D PHY digital design from microarchitecture definition through synthesis and PD handoff; Design data path and clocking architecture for UCIe-compliant advanced package PHY; Write RTL for link training, calibration engines, rate adaptation, CDC,…
Digital - Principal Systems/DSP Engineer
10 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffEngineeringDefine and architect low-power DSP architectures for 224G PAM4 and 448G SerDes designs, driving key trade-offs between power, performance, and area; Develop and maintain behavioral models of mixed-signal transceiver circuits using MATLAB, Simulink, C, and/or Python for…
Eliyan · San Francisco, California, United States +2
On-siteFull-timeSeniorEngineeringDesign, develop and/or integrate Ethernet PCS/PMA IPs for various data rates (100/200/400/800G); Develop micro-architecture specifications and implement digital designs using SystemVerilog; Ensure compliance with Ethernet standards (IEEE 802.3); Optimize designs for power,…
Architecture - I/O Architect
13 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffEngineeringArchitecture: Define NuLink PHY subsystems (physical and logical/link layers) and hierarchical modular protocol bridges between PCIe, AXI4, APB, CHI, CXL (.io/.cache/.mem), DDR to name a few. Definition of a firmware first based hardware architecture approach.; Protocol Design:…
Eliyan · Vancouver, British Columbia, Canada
On-siteFull-timeEngineeringDevelop and execute verification plans for connectivity IPs and Chiplets; Create and maintain SystemVerilog/UVM-based verification environments; Write and debug SystemVerilog/UVM compliant test cases for block and chip level; Maintain a regression environment for enabling…
DFT Implementation Lead
23 months agoEliyan · San Francisco, California, United States
On-siteFull-timeLead / staffCustomer success & supportDevelop and implement innovative DFT IP and features to support ATE, in-system test, debug, and diagnostics.; Contribute to flow and methodology development working closely with the digital, analog and physical design teams.; Collaborate with cross-functional teams to integrate…
Updated 07 Nov 2026 10:21 UTC from the OptiTalent job library.