OptiTalent · Job Finder
Engineering jobs
118 open roles read nightly from companies’ own hiring pages. Each one links to the original ad.
1–20 of 118 jobs
Counts are paused for a minute after many searches; results are still current.
Principal PCS/PMA RTL Design Engineer
3 days agoAstera Labs · San Jose, California, United States
Lead / staff$185K – $240K a yearEngineeringDevelop synthesizable Verilog/SystemVerilog RTL for PCS and PMA digital blocks supporting Ethernet, PCIe, UCIe, UALink, and related protocols.; Implement PCS functions such as line encoding/decoding (64b/66b, 128b/130b, 8b/10b), scrambling/descrambling, block and word…
Lead Verification Engineer
3 days agoAstera Labs · San Jose, California, United States
Lead / staff$160K – $200K a yearEngineeringDevelop and execute test plans for firmware verification using white-box testing methodologies at the component level (e.g., PCIe, UART, SPI).; Review code, identify bugs, and thoroughly test various firmware levels, including PHY, PCIe, and security features.; Collaborate with…
Technical Lead Digital Design Engineer
4 days agoAstera Labs · San Jose, California, United States
Lead / staff$160K – $200K a yearEngineeringJoin our team as Technical Lead Digital Design Engineer to contribute to the design and implementation of next-generation digital designs for high-performance connectivity solutions. You'll work on complex blocks from micro-architecture through silicon bring-up, collaborating…
Astera Labs · Haifa District, Israel
Lead / staffEngineeringAstera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Chip Top…
Astera Labs · San Jose, California, United States
Lead / staff$207K – $230K a yearEngineeringAstera Labs is hiring a Principal Design Verification Engineer to own functional verification of our high-speed SerDes/PHY IP — the connectivity engine powering rack-scale AI infrastructure. You will architect verification environments, drive coverage closure, and ensure…
Synthesis & STA Engineer – High-Speed SerDes
10 days agoAstera Labs · San Jose, California, United States
$160K – $200K a yearEngineeringAs an Astera Labs Synthesis & STA Engineer – High-Speed SerDes you will play a crucial role in driving the planning, coordination, and execution supporting the design of Astera Labs' portfolio of high-speed analog/mixed-signal SerDes and connectivity ASICs used in the world's…
Physical Design Engineering Director
2 weeks agoAstera Labs · Toronto, Ontario, Canada
On-siteDirectorCA$200K – CA$250K a yearEngineeringAstera Labs is seeking a Physical Design Engineering Director to lead a team of physical design engineers at our Toronto site, driving the implementation of connectivity ASICs within our Signal Connectivity Group. This group is responsible for products that enable high-speed…
Principal Post-Silicon Validation Engineer
2 weeks agoAstera Labs · San Jose, California, United States
Lead / staff$207K – $230K a yearEngineeringAstera Labs is looking for a Principal Post-Silicon Validation Engineer to take our connectivity silicon from first-silicon bring-up to production-ready. You will own the validation strategy for high-speed interconnect products, characterize real silicon in the lab, and drive…
Firmware Engineer
2 weeks agoAstera Labs · San Jose, California, United States
SeniorEngineeringThe mission of this role is to architect and develop firmware and microcontroller subsystems for Astera Labs’ SoC and systems products. Firmware is responsible for implementing the major differentiating features of Astera Labs’ products. As such, firmware is considered equally…
Astera Labs · San Jose, California, United States
Lead / staff$185K – $240K a yearEngineeringWe are seeking a Principal Electrical Design Engineer to define and drive the architecture, design, and technical strategy for advanced board-level hardware across next-generation networking and high-performance connectivity platforms. This role encompasses complex hardware…
Teach Lead Physical Design Engineer
3 weeks agoAstera Labs · Singapore
Lead / staffEngineeringWe are seeking a Senior Physical Design Engineer to join our high-performance design team working on next-generation transceiver IPs targeting the TSMC 3nm and advanced technology nodes
Principal Physical Design Engineer
3 weeks agoAstera Labs · Singapore
Lead / staffEngineeringWe are seeking a Senior Physical Design Engineer to join our high-performance design team working on next-generation transceiver IPs targeting the TSMC 3nm and advanced technology nodes
Analog Mixed Signal Design Engineer
3 weeks agoAstera Labs · Singapore
EngineeringAs an Analog/Mixed-Signal IC Design Engineer , you will be part of a key team designing sophisticated advanced node CMOS products. Your responsibilities will include developing and verifying circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs to meet…
Astera Labs · Singapore
Lead / staffEngineeringAstera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent…
Astera Labs · Singapore
SeniorEngineeringAstera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent…
Principal Mixed Analog Design Engineer
3 weeks agoAstera Labs · Irvine, California, United States
Lead / staff$170K – $210K a yearEngineeringAstera Labs is redefining the connectivity that powers rack-scale AI infrastructure, and analog design is at the heart of it. As a Principal Analog Design Engineer, you will architect and design the high-performance analog and mixed-signal circuits that anchor our SerDes, PHY,…
Principal Physical Design Engineer
3 weeks agoAstera Labs · Ahmedabad, Gujarat, India
Lead / staffEngineeringAstera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent…
Principal Physical Design CAD Engineer
3 weeks agoAstera Labs · Haifa District, Israel
Lead / staffEngineeringAstera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, We are looking for a Physical Design CAD…
Astera Labs · San Jose, California, United States
Lead / staff$207K – $230K a yearEngineeringAs a Principal Engineer on the Scorpio Product Applications team, you will help customers and internal teams deploy high-performance PCIe fabric solutions for rack-scale AI infrastructure. You will translate complex system requirements into practical architectures, lead…
Principal FW/SW Engineer
4 weeks agoAstera Labs · Toronto, Ontario, Canada
Lead / staffFrom CA$184.5K a yearEngineeringJoin Astera Labs’ Signal Connectivity Engineering team as a Principal Engineer shaping the firmware and software that makes advanced connectivity products adaptive, reliable, and production-ready. You will own embedded software across analog connectivity and Ethernet retimer…
Updated 07 Nov 2026 10:21 UTC from the OptiTalent job library.