Skip to main content

Astera Labs

Senior Principal Engineering Program Manager

San Jose, California, United States

Location
San Jose, California, United States
Work
Not stated
Employment
Not stated
Level
Lead / staff
Function
Engineering
Pay
$205K – $250K a year (read from the ad)
Posted
6 months ago

About the role

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is looking for a Senior Principal Engineering Program Manager to lead end-to-end execution of advanced-node ASIC products from concept through production. This is a high-visibility role with direct accountability for delivering revenue-critical silicon on time, on spec, and at scale.

Key Responsibilities

  • Program Ownership & Execution
  • Own full ASIC lifecycle execution: architecture, RTL, verification, physical design, tapeout, validation, customer sampling, qualification, and RTM
  • Serve as the single point of ownership for assigned ASIC programs
  • Drive program planning, schedules, budgets, resources, and risk management
  • Cross-Functional Leadership & Issue Resolution
  • Lead cross-functional teams across design, validation, product, test, firmware, software, and operations
  • Resolve complex pre-silicon and post-silicon issues through strong technical judgment
  • Stakeholder Management & Alignment
  • Manage scope, schedule, and cost trade-offs and communicate clearly with executives and stakeholders
  • Champion program execution while aligning engineering delivery with business and customer goals

Basic Qualifications

  • BS or MS in Electrical, Electronics, or Computer Engineering
  • 10+ years of ASIC product development experience in a semiconductor environment
  • Strong understanding of ASIC development flows, with hands-on experience in RTL, DSP, or Physical Design
  • Experience delivering ASICs in advanced nodes (<10nm)
  • Proven ability to lead in a matrixed, high-pressure environment
  • Strong program management skills; familiarity with MS Project, Jira, Atlassian tools, Scrum/WBS

Preferred Qualifications

  • 5 or more years of experience as an ASIC Program Manager
  • Experience with PCIe, memory, or high-speed data communication ASICs

Salary range is $205,000 to $250,000 depending on experience, level, and business need. This role is eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Source

Posted by Astera Labs on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 01:34 UTC; the original is the reference.

View the original ad ↗

More at Astera Labs

  • Astera Labs · San Jose, California, United States

    Lead / staff$185K – $240K a yearEngineering

    Develop synthesizable Verilog/SystemVerilog RTL for PCS and PMA digital blocks supporting Ethernet, PCIe, UCIe, UALink, and related protocols.; Implement PCS functions such as line encoding/decoding (64b/66b, 128b/130b, 8b/10b), scrambling/descrambling, block and word…

  • Astera Labs · San Jose, California, United States

    Lead / staff$160K – $200K a yearEngineering

    Develop and execute test plans for firmware verification using white-box testing methodologies at the component level (e.g., PCIe, UART, SPI).; Review code, identify bugs, and thoroughly test various firmware levels, including PHY, PCIe, and security features.; Collaborate with…

  • Astera Labs · San Jose, California, United States

    Lead / staff$190K – $240K a yearOperations

    Astera Labs is seeking a Sourcing Manager to support sourcing and procurement activities across capital equipment, IT hardware, and corporate services.

  • Astera Labs · San Jose, California, United States

    Lead / staff$185K – $240K a yearProduct

    Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent…