Skip to main content

Architect Labs

Member of Technical Staff - Formal Methods

Palo Alto, California, United States

Location
Palo Alto, California, United States
Work
On-site
Employment
Full-time
Level
Lead / staff
Function
Data & AI
Pay
Not stated
Posted
5 months ago

Pay and the market here

159 data jobs open in Palo Alto: 6% remote, 26 posted in the last 30 days.

Wondering how well you fit this one? OptiTalent Career checks each requirement against your own record, privately. About OptiTalent Career →

About the role

About Architect Labs

Architect is a frontier AI lab for custom silicon. We partner with frontier labs, clouds / neoclouds, physical AI companies, and advanced fabs to tape-out custom chips co-designed for next-generation AI workloads. Our goal is to compress end-to-end software to silicon timelines, and maximize intelligence per watt and per dollar for the world. We are a small exceptional team across silicon, systems, software and frontier AI. Our team have led research teams at nearly every frontier AI lab, and at some of the most complex SoCs in the world.

What You'll Do

As a Member of the Technical Staff - Formal Methods at Architect Labs, you'll work on the formal foundations of our chip design flow. You will own a critical layer of the stack that gives our system the rigor required to take AI-generated hardware artifacts into verified production-grade silicon. This is fundamental research applied directly to industry-grade chips, with tight feedback loops between theory and tape-out.

  • Design and implement the formal specification language and intermediate representation that sits at the heart of our flow, across hardware specifications, testbench, assertions and RTL.
  • Build the proof-obligation generator that emits checkable claims (entailment of assertions from spec, refinement of RTL from spec) and the toolchain that discharges them via SMT solvers, model checkers, and proof assistants as appropriate.
  • Establish the soundness arguments and coverage-adequacy methodology that let us claim, with evidence, that our generated artifacts faithfully characterize the spec.
  • Co-design with our verification methodology and ML research teams: your formal layer is the oracle the agent loop optimizes against, and the boundary between "provable" and "tested" is a decision you make and defend.
  • This is a hands-on, 0→1 role where you'll own the formal stack end-to-end: spec language, IR, proof obligations, solver integration, and the empirical evidence that the whole thing works on real blocks.

What We'd Like to See

Qualifications & Skills:

  • Degree: PhD in Computer Science, EECS, or a closely related field, with a dissertation or equivalent body of work in formal methods applied to hardware or systems. Exceptional candidates with a BS/MS and a strong industrial track record in formal verification will be considered.
  • Formal Methods Depth: Deep expertise in at least two of: temporal logic and model checking, SMT-based verification, refinement-based specification, or proof assistants applied to hardware/distributed/concurrent/low-level systems.
  • Experience with formal frameworks or proof tools, such as TLA+, Lean, Coq, or similar.
  • Applied Track Record: A demonstrated history of applying formal methods to a real artifact that shipped not only published proofs.
  • Tool Pragmatism: Comfortable across the formal stack. You have used multiple tools and have opinions on when each is the right answer; you are not a single-tool maximalist.
  • Engineering Rigor: Strong software engineering skills. You can build the toolchain, not only specify it. Comfortable with compiler-style infrastructure and integrating formal tools into automated pipelines.
  • Execution: Fast-moving builder who can take a research-grade formal idea and turn it into a production component on a chip-design timeline. You ship.

Bonus:

  • Industrial formal verification experience at leading silicon companies, automated reasoning groups, or specialized formal methods firms.
  • Experience with design of HLS (High-Level Synthesis) tools.
  • Background in compiler/IR design or DSL implementation that real engineers used.
  • Publications at top formal methods, PL, or EDA venues (CAV, FMCAD, POPL, PLDI, TACAS, DAC, ICCAD, DVCon).
  • Familiarity with modern AI/ML systems and how learned components interact with formal guarantees — not required, but a plus.
  • Experience as an early technical hire at a deeptech or formal-methods startup.

What We Offer

  • Competitive salary and meaningful equity stake
  • Fast-paced startup with autonomy and visible impact
  • A foundational role at the intersection of formal methods, AI, and silicon

Source

Posted by Architect Labs on their own hiring page, jobs.ashbyhq.com. OptiTalent shows it as published, read 07 Nov 2026 11:44 UTC; the original is the reference.

View the original ad ↗

More at Architect Labs

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-time

    As a member of Special Projects at Architect, you'll work closely with the founders and leadership team to tackle the company's highest-priority business challenges. You'll be the person who can take an important, ambiguous problem—whether in finance, legal, HR, recruiting, or…

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-timeExecutiveEngineering

    Own the ASIC methodology and end-to-end delivery of ambitious AI compute silicons, from microarchitecture and RTL through verification, physical design, signoff, and tapeout. Build a fundamentally faster, AI-native chip-development flow, using automation, intelligent agents,…

  • Chief Architect

    9 days ago

    Architect Labs · Palo Alto, California, United States

    On-siteFull-timeExecutive

    Define the architectural vision for new generation of AI compute silicons, and reinvent how architectures are discovered, explored and co-optimized with AI. Own the critical decisions across compute, memory, interconnect, and hardware–software co-design. Build an autoresearch…

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-timeLead / staffDesign

    As our first Physical Design engineer, you'll build the PD function from scratch and extend our AI system from spec-to-netlist to tapeout-ready GDS. You'll own the methodology and hands-on execution for physical implementation at 3nm, 2nm, and future leading-edge nodes.