Skip to main content

Architect Labs

Vice President of ASIC Engineering

Palo Alto, California, United States

Location
Palo Alto, California, United States
Work
On-site
Employment
Full-time
Level
Executive
Function
Engineering
Pay
Not stated
Posted
8 days ago

Pay and the market here

577 engineering jobs open in Palo Alto: 5% remote, 139 posted in the last 30 days.

Wondering how well you fit this one? OptiTalent Career checks each requirement against your own record, privately. About OptiTalent Career →

About the role

About Architect Labs

Architect is a frontier AI lab for custom silicon. We partner with frontier labs, clouds / neoclouds, physical AI companies, and advanced fabs to tape-out custom chips co-designed for next-generation AI workloads. Our goal is to compress end-to-end software to silicon timelines, and maximize intelligence per watt and per dollar for the world. We are a small exceptional team across silicon, systems, software and frontier AI. Our team have led research teams at nearly every frontier AI lab, and at some of the most complex SoCs in the world.

What You'll Do

Own the ASIC methodology and end-to-end delivery of ambitious AI compute silicons, from microarchitecture and RTL through verification, physical design, signoff, and tapeout. Build a fundamentally faster, AI-native chip-development flow, using automation, intelligent agents, and data-driven feedback loops to accelerate design iteration, verification, closure, and engineering productivity. Lead a world-class team, set an uncompromising bar for PPA and silicon quality, and personally drive the most consequential technical and execution decisions.

What We'd Like to See

  • Repeated tapeout success: Direct leadership of multiple complex, production-volume ASIC or SoC programs, ideally at advanced process nodes.
  • End-to-end ASIC mastery: Deep expertise spanning RTL, functional verification, synthesis, timing closure, physical implementation, DFT, signoff, and silicon bring-up.
  • Methodology innovator: A track record of transforming design flows through automation, ML/AI-assisted EDA, verification productivity, or scalable engineering infrastructure—not merely operating established processes.
  • Execution excellence: A demonstrated ability to deliver demanding programs with strong first-silicon outcomes and disciplined engineering tradeoffs.
  • Elite team builder: A record of recruiting, developing, and leading world-class silicon engineers and technical leaders.
  • Hands-on leadership: Credibility to resolve difficult cross-functional engineering problems personally while building processes that scale.

What We Offer

Competitive compensation and meaningful equity, ownership of critical silicon programs, and the chance to build a world-class ASIC organization at the frontier of computing.

Source

Posted by Architect Labs on their own hiring page, jobs.ashbyhq.com. OptiTalent shows it as published, read 07 Nov 2026 11:44 UTC; the original is the reference.

View the original ad ↗

More at Architect Labs

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-time

    As a member of Special Projects at Architect, you'll work closely with the founders and leadership team to tackle the company's highest-priority business challenges. You'll be the person who can take an important, ambiguous problem—whether in finance, legal, HR, recruiting, or…

  • Chief Architect

    9 days ago

    Architect Labs · Palo Alto, California, United States

    On-siteFull-timeExecutive

    Define the architectural vision for new generation of AI compute silicons, and reinvent how architectures are discovered, explored and co-optimized with AI. Own the critical decisions across compute, memory, interconnect, and hardware–software co-design. Build an autoresearch…

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-timeLead / staffDesign

    As our first Physical Design engineer, you'll build the PD function from scratch and extend our AI system from spec-to-netlist to tapeout-ready GDS. You'll own the methodology and hands-on execution for physical implementation at 3nm, 2nm, and future leading-edge nodes.

  • Architect Labs · Palo Alto, California, United States

    On-siteFull-timeLead / staff

    As a Member of Technical Staff - Formal Verification Engineer at Architect Labs, you'll own formal verification of the AI-generated chip design artifacts, from early specifications through tape-out. You'll turn design intent into assertions, build formal environments, and work…