Skip to main content

Astera Labs

AE| Principal Product Application Engineer (Scorpio)

San Jose, California, United States

Location
San Jose, California, United States
Work
Not stated
Employment
Not stated
Level
Lead / staff
Function
Engineering
Pay
Not stated
Posted
5 weeks ago

About the role

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description

As an Astera Labs Principal Product Application Engineer, you will need to provide technical guidance to ODMs to overcome design challenges, generate collateral for existing and new products, and drive innovation by providing insightful feedback to other internal teams to continuously improve products and processes. We need experience supporting the development and designing-in of semiconductor products for PCIe/CXL. There are opportunities to support key ODMs directly, and also to dive deep in the lab to address the challenges associated with leading edge semiconductor products.

Basic Qualifications

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, Master’s is preferred.
  • Minimum of 10 years’ experience designing in complex SoC/silicon products with a high speed (preferably PCIe) interface.
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!

Required Experience

  • Strong working knowledge of PCIe LTSSM at a physical layer level, associated standards, and debug. Most recent experience with PCIe 4.0 at a minimum, some experience with 5.0/CXL preferred.
  • Silicon/System bring-up and debug experience in customer systems.
  • Technical ownership of issue resolution: Driving and directing internal teams, and driving communication to customers through FAE and sales teams.
  • Firsthand experience with lab equipment such as protocol analyzers/exercisers, high-speed oscilloscopes, or BERTs.
  • Technical writing skills to generate clear, precise documentation including application notes and similar guides for internal and customer-facing audiences.
  • Global customer engagement support, with travel as required for on-site activities, reviews, and system bring-up.

Preferred experience

  • Triaging complex customer reported issues which require taking into account multiple layers of conditions; for instance, silicon, firmware, hardware board design, and system environment.
  • Development/support for PCIe or Ethernet Switch or Retimer products.
  • PCIe compliance testing methodology and troubleshooting.
  • Comfort working with software/firmware associated with semiconductor products, such as; Firmware development with C-language, scripting with Python or other equivalent programming languages.
  • Understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers/interconnects etc.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Source

Posted by Astera Labs on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 01:19 UTC; the original is the reference.

View the original ad ↗

More at Astera Labs

  • Astera Labs · San Jose, California, United States

    Lead / staff$185K – $240K a yearEngineering

    Develop synthesizable Verilog/SystemVerilog RTL for PCS and PMA digital blocks supporting Ethernet, PCIe, UCIe, UALink, and related protocols.; Implement PCS functions such as line encoding/decoding (64b/66b, 128b/130b, 8b/10b), scrambling/descrambling, block and word…

  • Astera Labs · San Jose, California, United States

    Lead / staff$160K – $200K a yearEngineering

    Develop and execute test plans for firmware verification using white-box testing methodologies at the component level (e.g., PCIe, UART, SPI).; Review code, identify bugs, and thoroughly test various firmware levels, including PHY, PCIe, and security features.; Collaborate with…

  • Astera Labs · San Jose, California, United States

    Lead / staff$190K – $240K a yearOperations

    Astera Labs is seeking a Sourcing Manager to support sourcing and procurement activities across capital equipment, IT hardware, and corporate services.

  • Astera Labs · San Jose, California, United States

    Lead / staff$185K – $240K a yearProduct

    Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent…