Skip to main content

Kandou AI

DFT Engineer CH, UK

Saint-Sulpice, Vaud, Switzerland +4

Location
Saint-Sulpice, Vaud, Switzerland · Hyderabad, Telangana, India · Reading, England, United Kingdom and 2 more
Work
Hybrid
Employment
Full-time
Level
Not stated
Function
Engineering
Pay
Not stated
Posted
2 months ago

About the role

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK

Key Responsibilities:

  • Hierarchical MBIST and scan insertion, BSD implementation
  • ATPG pattern generation, coverage analysis, converging to high coverage metrics
  • Pattern simulations with timing
  • Defining test mode timing constraints, analyzing the timing reports and converge timing
  • Developing cycle accurate functional patterns using IJTAG methodology
  • Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
  • Debugging silicon issues

Skills

  • Excellent communication skills, and strong team player with can do type of attitude
  • Excellent debugging skills
  • Good scripting skills to develop automation

Qualifications:

  • 5+ years of DFT experience including implementation, test pattern development, and simulation
  • Proven experience in contributing to DFT solution to complex designs
  • Experience working with IJTAG methodologies
  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
  • Good debug capabilities in simulating patterns with timing
  • Experience with industry standard EDA tools for DFT, timing, and simulation
  • Knowledge of System Verilog

Education

  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

Source

Posted by Kandou AI on their own hiring page, jobs.ashbyhq.com. OptiTalent shows it as published, read 07 Nov 2026 01:27 UTC; the original is the reference.

View the original ad ↗

More at Kandou AI

  • Kandou AI · Saint-Sulpice, Vaud, Switzerland +4

    HybridFull-timeEngineering

    Manage and maintain an integrated analog/digital EDA environment, including installation, configuration, and support of tools such as Cadence Virtuoso, Synopsys platforms, and Siemens Calibre/AFS.; Flow development & automation: design, automate, and validate robust CAD flows…

  • Kandou AI · Reading, England, United Kingdom +2

    HybridFull-timeLead / staffEngineering

    Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip to chip communication links (SerDes up to and beyond 28Gb/s and/or memory IO) in advanced semiconductor technology nodes; Layout and verification of very…

  • Kandou AI · Taipei City, Taiwan

    HybridFull-timeOperations

    The Program Manager owns end-to-end delivery of Kandou's DSP-based Active Cable solutions for IEEE 802.3dj environments (200 Gb/s per lane, 800GbE and 1.6TbE). The work runs from the first proposal through production launch. This individual coordinates global Design, Signal…

  • Kandou AI · Hyderabad, Telangana, India

    Full-timeFinance

    Based in Hyderabad, you will manage key procurement and administrative processes for Kandou India, working closely with our Finance team in Switzerland, India Operations, employees, vendors, banks, Kandou’s external accounting and compliance provider and other external service…