About the role
Run complete synthesis flow; Define and document synthesis (including DFT insertion) methodology and scripts/flows; UPF flow for defining power intent (at block and chip level); RTL and Netlist hand-off checks (LEC); Interface with Physical Design for floor-planning and timing…
Many pages were opened from here in the last minute, so the full ad isn’t loaded. It’s on the company’s site. Read it there ↗