Skip to main content

Volantis Semiconductor, Inc.

Signal and Power Integrity Engineer

San Francisco, California, United States +2

Apply on Volantis Semiconductor, Inc.’s site ↗View original ad
Location
San Francisco, California, United States · Austin, Texas, United States · Boston, Massachusetts, United States
Work
Hybrid
Employment
Not stated
Level
Not stated
Function
Engineering
Pay
Not stated
Posted
3 months ago

Pay and the market here

5,003 engineering jobs open in San Francisco: 9% remote, 949 posted in the last 30 days.

Wondering how well you fit this one? OptiTalent Career checks each requirement against your own record, privately. About OptiTalent Career →

About the role

We’re looking for power integrity engineers to ensure that power is delivered and stable at all levels: rack/tray, package, die, core.

Ideal Background

  • Experience with large die, high TDP chip PDN analysis and design
  • Experience with advanced node (7nm and lower) chip PDN analysis and design
  • Ability to work with package architects to determine best passives design within a given set of constraints
  • Ability to work with ASIC and microarchitecture team to hit power integrity goals given manufacturing design constraints

Nice to Have

  • Experience with WSI (wafer-scale integration) systems
  • Board and system-level power delivery network analysis and design
  • Low voltage die power delivery network analysis and design
  • Many voltage domain power delivery network design and analysis
  • IVR based design experience

Source

Posted by Volantis Semiconductor, Inc. on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 11:26 UTC; the original is the reference.

View the original ad ↗

More at Volantis Semiconductor, Inc.

  • Technical Program Manager (Semiconductor focus)

    11 days ago

    Volantis Semiconductor, Inc. · San Francisco, California, United States +2

    HybridOperations

    We're looking for technical program managers to own programs across our wafer-scale photonic systems. Each TPM owns one program and works embedded with the engineering team that carries most of it, from packaging and assembly to silicon and system bring-up. We have two openings.

  • Laser Test Engineer

    5 weeks ago

    Volantis Semiconductor, Inc. · San Francisco, California, United States

    HybridEngineering

    Partnering with the laser design team to define test plans, specifications and pass/fail criteria for new individually addressable VCSEL array designs.; Characterizing prototype devices (LIV, spectral, far-field/beam profile, polarization, thermal and high-speed modulation) and…

  • DFT Lead

    3 months ago

    Volantis Semiconductor, Inc. · San Francisco, California, United States +2

    HybridLead / staff

    We’re looking for DFT engineers to contribute to and own DFT efforts for blocks and entire dies on the A-0 and A-1 wafer-scale systems.

  • SoC Architect

    3 months ago

    Volantis Semiconductor, Inc. · San Francisco, California, United States +2

    HybridLead / staff

    We’re looking for SoC architects to own the detailed SoC-level architecture of dies on the A-0 and A-1 wafer-scale systems. You will work with the architecture and ASIC design teams to create implementable specs and drive the execution of said implementations.