About the role
Design and implement RTL for complex digital subsystems using Verilog/SystemVerilog; Translate architectural specifications into clean, efficient, and scalable microarchitectures; Collaborate with architecture, verification, and physical design teams to ensure design…
Many pages were opened from here in the last minute, so the full ad isn’t loaded. It’s on the company’s site. Read it there ↗