Skip to main content

Celero Communications, Inc.

Principal DFT Engineer

Irvine, California, United States

Location
Irvine, California, United States
Work
Not stated
Employment
Not stated
Level
Lead / staff
Function
Engineering
Pay
$200K – $240K a year (read from the ad)
Posted
7 weeks ago

About the role

Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.

What You Will Do

  • Develop and implement DFT architecture for ASIC and SoC designs.
  • Perform scan insertion, scan chain planning, and scan compression implementation.
  • Generate and validate ATPG patterns and analyze fault coverage results.
  • Implement and verify MBIST, and other on-chip test features.
  • Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
  • Support JTAG and boundary-scan implementation and debug.
  • Drive DFT signoff activities and manufacturing test readiness.
  • Participate in silicon bring-up, failure analysis, and yield improvement efforts.

What You Will Bring

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 8+ years of ASIC/SoC DFT experience.
  • Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
  • Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
  • Knowledge of Verilog/SystemVerilog and digital design fundamentals.
  • Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
  • Results-driven engineer with strong debugging abilities.
  • Comfortable working in fast-paced cross-functional environments.
  • Passion for delivering high-quality silicon products.

Preferred Qualifications

  • Experience with advanced-node semiconductor technologies.
  • Hands-on experience with MBIST, compression architectures, and JTAG.
  • Knowledge of timing closure, physical design impacts, and low-power design techniques.
  • Experience supporting silicon validation and manufacturing production ramps.
  • Strong communication and cross-functional collaboration skills. Annual Base Salary Range for US: $200,000 - $240,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Source

Posted by Celero Communications, Inc. on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 01:09 UTC; the original is the reference.

View the original ad ↗

More at Celero Communications, Inc.

  • Office Manager

    3 days ago

    Celero Communications, Inc. · San Jose, California, United States

    Full-timeManager$70K – $105K a yearAdministration

    Celero is seeking an organized, proactive Office Manager to run day-to-day operations at our San Jose office and shape the employee and visitor experience as we grow our coherent optical DSP ASIC business. You will be the go-to person for keeping the office running smoothly, a…

  • Celero Communications, Inc. · Córdoba, Argentina

    On-siteEntry levelEngineering

    Emulation Bring-Up: Support compilation, partitioning, and bring-up of RTL designs on hardware emulation platforms.; Environment Support: Assist in building and maintaining emulation environments, including testbenches, transactors, and run configurations.; Debug & Triage:…

  • Celero Communications, Inc. · San Jose, California, United States

    Senior$150K – $250K a yearEngineering

    Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.; Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.; Work closely with Analog, SerDes, DSP, Architecture,…

  • Celero Communications, Inc. · Irvine, California, United States +1

    Remote$100K – $200K a yearEngineering

    Celero is seeking Post-Silicon Validation Engineers to join our validation team for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a member of our engineering team, you will play an important role in enabling first silicon, silicon…