Skip to main content

Celero Communications, Inc.

Principal Analog Design Engineer

Ottawa, Ontario, Canada

Location
Ottawa, Ontario, Canada
Work
Not stated
Employment
Not stated
Level
Lead / staff
Function
Engineering
Pay
Not stated
Posted
2 months ago

About the role

Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.

Locations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON

What You Will Do

  • High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)
  • Clock generation and distribution (VCOs, PLL, clock distribution, etc.)
  • Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)
  • New techniques for the development of next generation optical transceiver
  • Design of custom passive components, from concept to silicon implementation
  • Supervise analog layouts within advanced process nodes
  • System verification and circuit design spec creation
  • Silicon bring-up, debug and support
  • Team communication and documentation

What You Will Bring

  • Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience
  • Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks
  • Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must
  • Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)
  • Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus
  • Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design
  • Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus
  • Strong communication and documentation skills

Source

Posted by Celero Communications, Inc. on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 00:40 UTC; the original is the reference.

View the original ad ↗

More at Celero Communications, Inc.

  • Office Manager

    3 days ago

    Celero Communications, Inc. · San Jose, California, United States

    Full-timeManager$70K – $105K a yearAdministration

    Celero is seeking an organized, proactive Office Manager to run day-to-day operations at our San Jose office and shape the employee and visitor experience as we grow our coherent optical DSP ASIC business. You will be the go-to person for keeping the office running smoothly, a…

  • Celero Communications, Inc. · Córdoba, Argentina

    On-siteEntry levelEngineering

    Emulation Bring-Up: Support compilation, partitioning, and bring-up of RTL designs on hardware emulation platforms.; Environment Support: Assist in building and maintaining emulation environments, including testbenches, transactors, and run configurations.; Debug & Triage:…

  • Celero Communications, Inc. · San Jose, California, United States

    Senior$150K – $250K a yearEngineering

    Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.; Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.; Work closely with Analog, SerDes, DSP, Architecture,…

  • Celero Communications, Inc. · Irvine, California, United States +1

    Remote$100K – $200K a yearEngineering

    Celero is seeking Post-Silicon Validation Engineers to join our validation team for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a member of our engineering team, you will play an important role in enabling first silicon, silicon…