Skip to main content

Efficient Computer

Physical Design - CAD Lead

San Francisco, Texas, United States

Location
San Francisco, Texas, United States
Work
Not stated
Employment
Not stated
Level
Lead / staff
Function
Design
Pay
$180K – $260K a year (read from the ad)
Posted
8 months ago

Pay and the market here

The top of this role’s range, $260K a year, is 30% above the median of $200K for lead / staff design jobs in Texas (middle half $170K – $260K, 11 jobs that state pay).

176 design jobs open in Texas: 13% remote, 48 posted in the last 30 days.

Wondering how well you fit this one? OptiTalent Career checks each requirement against your own record, privately. About OptiTalent Career →

About the role

Efficient Computer is rethinking computing from the ground up to solve one of AI's biggest challenges: energy. Our Fabric architecture delivers a 10–100x improvement in energy efficiency for general-purpose computation, including AI, while supporting familiar programming languages and software frameworks—unlocking new possibilities for autonomous machines, intelligent infrastructure, wearables, and space systems. With our first processor, Electron E1, now shipping in volume and more than $97 million in Series B financing recently announced, we're accelerating customer deployments and scaling our architecture to data center performance. Join us to build the hardware and software that bring intelligence wherever it's needed and help shape the next generation of computing.

Efficient is seeking a CAD Lead - PD flows/infrastructure to join our growing team. The ideal CAD Lead would have worked on significant portion of the full gamut of Physical Design flows and flow infrastructure (flowtracer etc). This role is in a newly formed hardware engineering group and is the seed hire for this discipline. You will get to setup CAD flows and infra from scratch and influence and shape this aspect in the future.

This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

  • Drive and develop PD flows, methodology for state of the art finfet and multi patterning based technologies from scratch in Cadence Tempus or Synopsys Primetime.
  • Help develop repeatable, predictable , design and process agnostic PD flows.
  • Develop state of the art flow infrastructure to enable consistent and rapid design under tight schedule constraints for multiple product lines in the energy efficient edge AI computing market.
  • Work closely with PD team leads to propose and develop end to end build and signoff flows.
  • Build regression frameworks for ensuring high quality flows and achieve hardware engineering vision of spending 90% or more time on actual design tasks and NOT wrestling with tools.
  • Develop collateral quality checking utils to ensure high design efficiency.
  • Develop and deploy a unified environment for specifying all collaterals (stdcell, memory, PDK, hardips…) and all flow dependencies (cycle time, PVTRC corners, per flow design and process dependent configuration).
  • Work with 3rd party vendor resources and coordinate their work.
  • Continuously work on improving flow consistency and efficiency in the context of multiple product lines.

Required Qualifications

  • Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience
  • Strong python other scripting programming skills.
  • Experience in developing workflow orchestration infrastructure or tools for hardware development (Airflow, flowtracer etc)
  • Familiarity with kubernetes and containerization
  • Experience implementing regression frameworks
  • SQL or other database proficiency (MongoDB ..)
  • Intimate knowledge of hardware design workflows for Physical Design and RTL/DV.
  • Excellent scripting skills in TCL, shell and python.

Desired Qualifications & Experience Requirements

  • Experience in full chip RTL/DV and PD flows.
  • Knowledge of circuit design, device physics, deep sub-micron technology, and SOI technology and its implications to physical design
  • Proficiency with industry-grade physical design flow and hands-on building CAD flow infrastructure for PD engineers.
  • Definition of design constraints for static timing analysis (synthesis, pre/post‑cts, sign‑off) and corners/voltage definitions.
  • Experience in integrating analog or mixed-signal macro on top-level design.
  • Experience in verifying IP collaterals.

We offer a competitive base salary for this role, generally ranging from $180,000 to $260,000, plus a 10% annual bonus, meaningful equity, and comprehensive benefits. Final compensation will depend on experience, level, and location, with flexibility for the right candidate.

Why Join Efficient?

Build what's next. At Efficient, you'll tackle big challenges with room to take ownership and make an impact. We back you with competitive pay, equity, a 401(k) match, company-paid benefits, paid parental leave, and flexibility—plus opportunities to grow your skills and career as we scale.

Source

Posted by Efficient Computer on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 11:31 UTC; the original is the reference.

View the original ad ↗

More at Efficient Computer

  • Efficient Computer · San Francisco, Pennsylvania, United States

    Senior$160K – $220K a yearEngineering

    Design, develop, and maintain the GitHub-based build environment, including GitHub Actions workflows, runners, and repository automation.; Manage build compute across providers such as Namespace, Google Cloud, and AWS, balancing speed, reliability, and cost.; Improve build…

  • Efficient Computer · San Fransisco, Texas, United States

    From $120.00 an hourMarketing

    Write and produce technical content; Work with the product, applications, and engineering teams to understand who we need to reach, what questions they have, and where better content would help; Turn customer work, benchmarks, and reference designs from the applications team…

  • Efficient Computer · San Francisco, Texas, United States

    Mid level$130K – $180K a yearEngineering

    Develop and maintain UVM/SystemVerilog testbenches, sequences, and tests for block- and subsystem-level verification.; Write verification plans from design specifications in collaboration with design and architecture teams.; Write SystemVerilog assertions and functional…

  • Efficient Computer · San Fransisco, Texas, United States

    Senior$110K – $160K a yearOperations

    Efficient Computer is rethinking computing from the ground up to solve one of AI's biggest challenges: energy. Our Fabric architecture delivers a 10–100x improvement in energy efficiency for general-purpose computation, including AI, while supporting familiar programming…