Skip to main content

Celero Communications, Inc.

DSP - FEC Design Engineer

Ottawa, Ontario, Canada +1

Location
Ottawa, Ontario, Canada · Vancouver, British Columbia, Canada
Work
Not stated
Employment
Not stated
Level
Not stated
Function
Engineering
Pay
CA$150K – CA$250K a year (read from the ad)
Posted
7 months ago

About the role

About the Role

Celero Communications Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure.

We are looking for skilled and motivated engineers to join our team and help us build optical transceivers for next-generation optical modems. The ideal candidate must have a strong theoretical background in coding theory, digital communications, and error correction techniques, with experience developing high-performance forward error correction (FEC) algorithms for high-speed communication systems. Candidates with industry experience are preferred.

Locations: Ottawa, Ontario, Canada and Vancouver, British Columbia, Canada

Key Responsibilities

  • Research, develop, and evaluate forward error correction (FEC) schemes for high-speed optical communication systems.
  • Design and optimize soft-decision FEC algorithms suitable for high-throughput optical modem implementations.
  • Develop and evaluate coding schemes such as LDPC, staircase codes, or related high-performance FEC architectures.
  • Model and simulate FEC performance in optical communication systems, including interaction with DSP blocks and channel impairments.
  • Analyze performance trade-offs including coding gain, latency, throughput, and implementation complexity.
  • Develop floating-point and fixed-point simulation models for algorithm verification.
  • Implement bit-accurate and cycle-accurate models supporting ASIC implementation.
  • Collaborate closely with DSP, ASIC, firmware, and verification teams to ensure efficient hardware implementation.
  • Document algorithm design and simulation results.

Preferred Qualifications

  • Master’s or Ph.D. degree in Electrical Engineering, Mathematics, Computer Engineering, or related field.
  • Strong background in coding theory and error correction algorithms.
  • Experience with FEC schemes for communication systems, particularly soft-decision FEC.
  • Familiarity with LDPC, staircase codes, product codes, or related modern FEC techniques.
  • Experience evaluating coding gain, BER performance, and decoder complexity.
  • Programming experience in C/C++, Python, MATLAB, or similar languages.
  • Experience in modeling communication systems.
  • Familiarity with DSP algorithms for communication systems.
  • Experience with version control systems, specifically GitHub.
  • Familiarity with hardware implementation considerations and languages such as Verilog or VHDL is a plus.
  • Team player with a mindset focused on the successful delivery of the first product.

Why Join Us

  • The chance to play a foundational role at a high-growth semiconductor start-up.
  • Work on cutting-edge optical communication technologies powering AI and hyperscale data centers.
  • A collaborative, international team culture where ideas and initiative are valued.
  • The opportunity to grow alongside Celero as we scale and shape the future of our industry.

Salary Range

$150,000 - $250,000 Base Annually

The final offer will be determined based on job-related skills, experience, qualifications, and location.

Source

Posted by Celero Communications, Inc. on their own hiring page, job-boards.greenhouse.io. OptiTalent shows it as published, read 07 Nov 2026 01:10 UTC; the original is the reference.

View the original ad ↗

More at Celero Communications, Inc.

  • Office Manager

    3 days ago

    Celero Communications, Inc. · San Jose, California, United States

    Full-timeManager$70K – $105K a yearAdministration

    Celero is seeking an organized, proactive Office Manager to run day-to-day operations at our San Jose office and shape the employee and visitor experience as we grow our coherent optical DSP ASIC business. You will be the go-to person for keeping the office running smoothly, a…

  • Celero Communications, Inc. · Córdoba, Argentina

    On-siteEntry levelEngineering

    Emulation Bring-Up: Support compilation, partitioning, and bring-up of RTL designs on hardware emulation platforms.; Environment Support: Assist in building and maintaining emulation environments, including testbenches, transactors, and run configurations.; Debug & Triage:…

  • Celero Communications, Inc. · San Jose, California, United States

    Senior$150K – $250K a yearEngineering

    Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.; Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.; Work closely with Analog, SerDes, DSP, Architecture,…

  • Celero Communications, Inc. · Irvine, California, United States +1

    Remote$100K – $200K a yearEngineering

    Celero is seeking Post-Silicon Validation Engineers to join our validation team for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a member of our engineering team, you will play an important role in enabling first silicon, silicon…